Appl. No. 10/776,962
Amdt. dated June 28, 2007
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2187

PATENT

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Cancelled)

2. (Cancelled)

3. (Currently amended)   A memory device ~~as recited in claim 2~~ comprising:

an interface which interfaces with an external device;

an IC chip which comprises an EEPROM for storing a plurality of application programs and a CPU for executing said application programs;

a nonvolatile memory which stores associated data associated with said one or more application programs; and

a controller connected with said interface, said IC chip, and said nonvolatile memory;

wherein said IC chip, said nonvolatile memory and said controller are comprised of separate chips;

wherein said controller, in response to a predetermined command received from said external device by way of said interface, performs transfer of said associated data between said IC chip and said nonvolatile memory without passing said associated data to a host device during transfer of said associated data between said IC chip and said nonvolatile memory;

wherein:

said nonvolatile memory is divided into a plurality of blocks; and

Appl. No. 10/776,962
Amdt. dated June 28, 2007
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2187

PATENT

<u>each of said plurality of blocks to be assigned to an application program to store</u> <u>said associated data associated with said assigned application program; and</u>

wherein said nonvolatile memory includes a management area to store an application ID used to identify each one of said application programs and an operation code used to transfer said associated data associated with said one application program between said nonvolatile memory and said IC chip through said controller.

4. (Previously Presented)   A memory device as recited in claim 3 wherein said nonvolatile memory is controllable to operate in a locked mode to disable changing and adding and deleting an application ID in said nonvolatile memory associated with an application program stored in said IC chip when at least one application program is stored in said IC chip, and an unlocked mode to permit changing and adding and deleting an application ID in said nonvolatile memory.

5. (Previously Presented)   A memory device as recited in claim 3 wherein said IC chip transfers an application ID in said IC chip, and wherein said controller compares said application ID from said IC chip with an application ID from said nonvolatile memory, and, if there is a match between said application ID from said IC chip and said application ID from said nonvolatile memory, allows transfer of said associated data associated with said application program identified by said application ID between said IC chip and said nonvolatile memory.

6. (Original)   A memory device as recited in claim 3 wherein said operation code is unique to said application ID associated with said operation code.

7. (Currently amended)   A memory device as recited in claim [[1]] 3 wherein said associated data is already stored in said nonvolatile memory when said memory device is first used.

8. (Currently amended)   A memory device as recited in claim [[1]] 3 wherein said controller which performs transfer of associated data associated with an application

Appl. No. 10/776,962
Amdt. dated June 28, 2007
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2187

PATENT

program between said IC chip and said nonvolatile memory, in response to said predetermined command, by a transfer command associated with said application program sent from said nonvolatile memory to said IC chip.

      9. (Previously Presented)   A memory device comprising:

      an IC chip which comprises an EEPROM for storing a plurality of application programs and a CPU for executing application programs;

      a nonvolatile memory divided into a plurality of blocks, each block to be assigned to an application program executed by said IC chip; and

      a controller controlling access to said nonvolatile memory and said IC chip;

      wherein said IC chip, said nonvolatile memory and said controller are comprised of separate chips;

      wherein said nonvolatile memory stores one or more command codes used to allow said controller to query said IC chip regarding an instruction to perform an operation, said instruction being issued by said IC chip to said controller, each command code being associated with an application ID for identifying an application program;

      wherein, in response to an application ID associated with an application program, said application ID in IC chip being sent to said controller by said IC chip which executes said application program of said application ID, said controller identifies, out of said one or more command codes stored in said nonvolatile memory, a command code associated with said application ID from said IC chip, and sends said identified command code to said IC chip; and

      wherein, in response to an instruction to perform an operation issued by said IC chip to said controller based on said identified command code, said controller performs said operation.

Appl. No. 10/776,962
Amdt. dated June 28, 2007
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2187

PATENT

10. (Previously Presented)   A memory device as recited in claim 9 wherein said command code includes a first transfer command for transferring data to be written to a block in said nonvolatile memory from said IC chip to said controller and a second transfer command for transferring data read from a block in said nonvolatile memory by said controller to said IC chip.

11. (Previously Presented)   A memory device as recited in claim 10 wherein said IC chip sends the application ID to said controller in response to an IC command for executing said application program from the controller, wherein the IC command is extracted from an external command received by the controller, and wherein the external command differs from the first transfer command and the second transfer command of the command code.

12. (Original) A memory device as recited in claim 10 wherein the instruction to perform an operation issued by said IC chip specifies which of the first transfer command and the second transfer command is to be performed.

13. (Cancelled)

14. (Currently amended)   A memory device as recited in claim [[13]] 22 wherein:

said nonvolatile memory stores management information used to manage associations between identifiers for said blocks and identifiers for application programs for which usage privilege has been assigned for said blocks;

said controller allows contents of said management information to be changed in said unlocked state; and

said controller disallows contents of said management information to be changed in said locked state.

15. (Currently amended)   A memory device as recited in claim [[13]] 22 wherein:

Appl. No. 10/776,962
Amdt. dated June 28, 2007
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2187

PATENT

said nonvolatile memory stores management information used to manage associations between identifiers for said blocks and identifiers for application programs for which usage privilege has been assigned for said blocks; and

said controller, when said usage privilege for a block is assigned to an application program, adds an identifier for said application program associated with an identifier for said block to said management information.

16. (Currently amended)   A memory device as recited in claim [[13]] 22 wherein:

said nonvolatile memory stores a flag for identifying whether execution of said operation in response to said first command is allowed or disallowed; and

said controller changes said flag when changing from said unlocked state to said locked state in response to said second command.

17. (Currently amended)   A memory device as recited in claim [[13]] 22 wherein said controller changes from said locked state to said unlocked state in response to a third command from said external device.

18. (Previously Presented)   A memory device as recited in claim 17 wherein:

said nonvolatile memory stores a reference password; and

said controller changes from said locked state to said unlocked state in response to said third command if a password received from said external device matches said reference password in said nonvolatile memory.

19. (Currently amended)   A memory device as recited in claim [[13]] 22 wherein said controller disables usage privilege for a block assigned for an application program in response to a fourth command from said external device.

Appl. No. 10/776,962
Amdt. dated June 28, 2007
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2187

PATENT

20. (Previously Presented)   A memory device as recited in claim 19 wherein:

said nonvolatile memory stores management information used to manage associations between identifiers for said blocks and identifiers for application programs for which usage privilege has been assigned for said blocks; and

said controller removes from said management information an identifier for said application program associated with an identifier for said block when disabling usage privilege for said block assigned for said application program.

21. (Cancelled)

22. (Currently amended)   A memory device as recited in claim 21 comprising:

an IC chip which comprises an EEPROM for storing a plurality of application programs and a CPU for executing application programs;

a nonvolatile memory divided into a plurality of blocks, each block to be assigned to an application program executed by said IC chip;

a controller controlling access to said nonvolatile memory and said IC chip;

wherein said IC chip, said nonvolatile memory and said controller are comprised of separate chips;

wherein said controller, in response to a first command from an external device, assigns a usage privilege for a block in said nonvolatile memory to a particular application program to be executed by said IC chip; and, in response to a second command from the external device, changes from an unlocked state allowing execution of an operation in response to said first command to a locked state disallowing execution of said operation in response to said first command;

wherein said nonvolatile memory includes a first area for storing data received from said external device and a second area comprising said blocks for which usage privilege is assigned for said application programs; and

wherein said controller generates, for each application program, transfer command codes for identifying transfer commands for receiving data read from said second area of said nonvolatile memory from said IC chip and for sending data to be written to said second area to said IC chip.

23. (Original) A memory device as recited in claim 22 wherein said transfer command codes are unique to each application program.

24.-27. (Canceled)

28. (Previously Presented)   A memory device as recited in claim 9 wherein said IC chip sends to said controller output data including a first control byte, a second control byte, and trailing output according to format of the ISO 7816 specifications, and wherein both said application ID and said instruction to perform an operation from said IC chip is sent as said trailing data.

29. (Previously Presented)   A memory device as recited in claim 28 wherein said output data further comprises at least one status word byte.

30. (Canceled)

31. (Canceled)

32. (Previously Presented)   A memory device as recited in claim 3, wherein said nonvolatile memory further includes a secure area and a normal area, wherein said secure area is divided into a plurality of blocks, wherein each block is assigned to each application program and stores associated data with each application program, and wherein said normal area stores data from said external device.

Appl. No. 10/776,962
Amdt. dated June 28, 2007
Amendment under 37 CFR 1.116 Expedited Procedure
Examining Group 2187

PATENT

33. (Previously Presented)   A memory device as recited in claim 32 wherein said controller sends said operation code to said IC chip, to transfer to said IC chip said associated data which was read from said secure area or to request from said IC chip said associated data which is to be written into said secure area.

34. (Previously Presented)   A memory device as recited in claim 3, wherein said controller individually generates said operation code for each application program when said controller assigns said block to said application program.